EDA DesignLine http://www.edadesignline.com/ en-us Copyright &copy; 2008 TechInsights, a Division of United Business Media LLC. All rights reserved. bbrosoka@cmp.com http://i.cmpnet.com/edadesignline/EDADesignLine-104x25.jpg EDA DesignLine http://www.edadesignline.com/ 104 25 <![CDATA[Altium adds Altera Cyclone III to NanoBoard club]]> http://www.edadesignline.com/222700446?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Tue, 9 Feb 2010 05:19:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=11c6b268c297d6df3f722abb75e9d8d8&p=4 11c6b268c297d6df3f722abb75e9d8d8 ]]> Tue, 9 Feb 2010 05:19:00 EST <![CDATA[Reducing Costs, Risks, Time to Market with Virtualized Systems Development]]> http://www.edadesignline.com/222700451?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 20:54:00 EST EDA DesignLine <![CDATA[Synopsys to acquire ESL vendor CoWare]]> http://www.edadesignline.com/222700447?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 17:01:00 EST EDA DesignLine <![CDATA[Hardware Testing]]> http://www.edadesignline.com/222700450?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 13:59:00 EST EDA DesignLine <![CDATA[Time domain modeling and simulation of Intel QuickPath interconnect circuits (Part 1 of 3)]]> http://www.edadesignline.com/222700452?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 06:00:17 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=62a21a3afa023564e28fe4c100d28482&p=4 62a21a3afa023564e28fe4c100d28482 ]]> Mon, 8 Feb 2010 06:00:17 EST <![CDATA[An analyst's 10 reasons to be cheerful]]> http://www.edadesignline.com/222700225?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 05:27:00 EST EDA DesignLine <![CDATA[Verdi power-aware debug module enables visualization of power intent]]> http://www.edadesignline.com/222700205?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Mon, 8 Feb 2010 03:31:00 EST EDA DesignLine <![CDATA[New CEO Sandeep Vij forms 'Team MIPS']]> http://www.edadesignline.com/222700204?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Sun, 7 Feb 2010 18:13:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=83fb4ed66790007cfea1e73846614581&p=4 83fb4ed66790007cfea1e73846614581 ]]> Sun, 7 Feb 2010 18:13:00 EST <![CDATA["Also of Interest" and "Elementals" for February 8, 2010; plus recent "Planet Analog" Newsletters]]> http://www.edadesignline.com/222700206?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Sat, 6 Feb 2010 12:00:06 EST EDA DesignLine <![CDATA[Making packet processing more efficient with network-optimized multicore designs: Part 2]]> http://www.edadesignline.com/222700219?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 21:09:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=1297b2eabaadd709f55ccb373a659dc3&p=4 1297b2eabaadd709f55ccb373a659dc3 ]]> Fri, 5 Feb 2010 21:09:00 EST <![CDATA[RTS Hypervisor V2.2 enables MSI support for all operating systems]]> http://www.edadesignline.com/222700216?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 18:12:00 EST EDA DesignLine <![CDATA[Managing Complex SoC verification using plan based verification techniques]]> http://www.edadesignline.com/222700069?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 10:31:00 EST EDA DesignLine <![CDATA[HARDWARE TOOLS: Preconfigured OpenVPX development systems speed design]]> http://www.edadesignline.com/222700051?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 04:55:00 EST EDA DesignLine <![CDATA[Cadence back in black in Q4]]> http://www.edadesignline.com/222700021?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 02:55:00 EST EDA DesignLine <![CDATA[Researchers propose commonsense plan to improve verification process]]> http://www.edadesignline.com/222700052?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 01:13:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=3d4612cc1cc2e6ba8d5087730ca5514e&p=4 3d4612cc1cc2e6ba8d5087730ca5514e ]]> Fri, 5 Feb 2010 01:13:00 EST <![CDATA[Layering it on--a new approach to automating system tests ]]> http://www.edadesignline.com/222700022?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Fri, 5 Feb 2010 00:00:00 EST EDA DesignLine <![CDATA[Universities gain access to Agilent, EVE, Altium, Evatronix tools ]]> http://www.edadesignline.com/222601153?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Thu, 4 Feb 2010 11:07:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=e106cf423fecacec0ead877f26ddcb0c&p=4 e106cf423fecacec0ead877f26ddcb0c ]]> Thu, 4 Feb 2010 11:07:00 EST <![CDATA[Virage Logic posts strong growth ]]> http://www.edadesignline.com/222601105?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Thu, 4 Feb 2010 06:33:00 EST EDA DesignLine <![CDATA[DRAM leads top ten IC growth sectors for 2010, says analyst]]> http://www.edadesignline.com/222601107?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Thu, 4 Feb 2010 05:44:00 EST EDA DesignLine <![CDATA[NEWS: Restructuring starts to pay dividends for Enea]]> http://www.edadesignline.com/222601094?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Thu, 4 Feb 2010 04:04:00 EST EDA DesignLine <![CDATA[Presented By:]]> http://ads.pheedo.com/click.phdo?s=38b8b466c18984fcbf4de6a2d911f081&p=4 38b8b466c18984fcbf4de6a2d911f081 ]]> Thu, 4 Feb 2010 04:04:00 EST <![CDATA[Macraigor extends on-chip debug support to Intel's Atom]]> http://www.edadesignline.com/222601089?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Thu, 4 Feb 2010 00:42:00 EST EDA DesignLine <![CDATA[Lifecycle development comes to complex critical software projects]]> http://www.edadesignline.com/222600911?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Wed, 3 Feb 2010 04:59:00 EST EDA DesignLine <![CDATA[When good compilers go bad, or What you see is not what you execute]]> http://www.edadesignline.com/222600904?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Wed, 3 Feb 2010 00:00:00 EST EDA DesignLine <![CDATA[The basics of clock jitter in embedded system designs]]> http://www.edadesignline.com/222600924?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Tue, 2 Feb 2010 20:52:00 EST EDA DesignLine <![CDATA[Synopsys buys virtual system prototyping provider]]> http://www.edadesignline.com/222600900?cid=RSSfeed_EDAdesignline_edadlALL
Email this Article Add to digg Add to del.icio.us
]]> Tue, 2 Feb 2010 18:35:00 EST EDA DesignLine